The 74AHC138 and 74AHCT138 are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. The 74AHC138 and ...
The MPEG-2 Decoder Core is a high performance and high quality solution video decompression engine targeted primarily at FPGAs. It is compliant with I ...
Optimised for decoding H265 and H264 video streams, GV-Decoder Box Ultra supports displaying 64 IP videos in sequence or in 4, 6, 8 and 9 matrix view. The security administrator can monitor live ...
When someone notices that two 8-bit DACs can be bought for less than one 16-bit DAC, a classic question is often asked: Why can’t you simply take two 8-bit DACs, assign one to the MSByte, the other to ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback