Hardware designers can then employ Mentor's scalable verification platform to rapidly verify generated models. The interface of the SystemC model has the same behavior as the RTL generated by Catapult ...